Absrract-A new method for the design of parasitic-insensitive switched-capacitor (SC) ladder filters is described. The filters are derived from analog LC prototypes utilizing the bilinear r-transform. The method is based on the signal-flowgraph (SFG) concept in the discrete-time domain. The resulting networks preserve the frequency response and low sensitivity properties of the equivalent continuous-time LC filters.
I. INTRODUCTION R
ECENT developments in MOS technology and the resulting feasibility of sampled-data networks using this technology are setting new horizons for the design of active filters based on the switched-capacitor (SC) concept. Numerous procedures for the design of SC filters have been proposed so far [l] - [14] . In most cases, the design is based on the simulation of an analog filter by converting it into the discrete-time domain utilizing a sampled-data transformation. In one approach, LC filters are simulated either by replacing inductors'and capacitors by SC integrators using the corresponding signal flowgraph (SFG) (active ladder or leapfrog design) [l] - [3] , or by converting the series and shunt branches of analog filter models into the corresponding voltage-controlled current sources (VCS's) and integrators [4] . Other methods use either capacitors and voltage inverter switches (i.e., they are based on the resonant-transfer principle [5] ) or FDNR and gyrator simulations [6] , [7] . In another important class of design techniques, the transfer functions are realized either by cascading second-order building blocks or coupled-biquad structures [8]- [ll] .
A comparison of these design methods has shown that the active ladder structures, realized in SC form using the bilinear z-transform, are a particularly good choice for the realization of high-quality filters. Unfortunately, however, such filters are generally not insensitive to stray capacitances and therefore not useable in MOS IC form.
In this paper, a new technique for the design of SC ladder filters is introduced that combines the advantages of the bilinear z-transform with the characteristics of strayinsensitive circuit configurations. In particular, the method takes the following two important design considerations into account:
i) The filter circuits are completely stray-insensitive. This is achieved by using either stray-insensitive biquads or Manuscript received October 6, 1982; revised February 4, 1983 . The authors are with the Institute of Telecommunications,, Swiss Federal Institute of Technology, ETH Centre, CH-8092 Ziirich, Switzerland. The individual terms in this expression can be interpreted as ratios of discrete-time impedances. Integrator-summer building blocks (lossy or lossless) such as those suggested in [3] can be realized using the circuit in Fig. 1 . Its SFG representation is shown in Fig. 2 .
ii) The SC circuits can be derived from passive RLC ladder filters, by applying the bilinear s-to z-transform: so 1 1-z-* 7 1+z-*
009%4094/83/1200-0873$01.00 01983 IEEE where z = exp(s7) and 7 = 1/2f, (f, is the sampling frequency).
As is well known, ladder structures are generally preferred for high-quality filters because of their low sensitivity to component variations. Being derived from passive RLC ladder filters, the bilinear z-transformed SC filters retain this important property.
II. A FREQUENCY-DEPENDENT IMMITTANCE

TRANSFORMATION
In the design procedure to be described in the next section, starting from an analog LCR prototype ladder filter, each branch admittance is transformed from the s-to the z-plane by applying the bilinear z-transform, i.e., (2). The resulting SC integrators are susceptible to straycapacitive effects, which is in contradiction with our stipulation i) above. In order to overcome this drawback we now apply a frequency-dependent scaling factor S to each bilinearly transformed branch of the filter. The resulting branches are realizable by so-called backward-and forward-difference integrators, both of which are realizable in stray-insensitive form [3] .
The use of scaling techniques, e.g., using a scaling factor S, is well known in classical network theory. If all branch admittances j, of a network are replaced by the uniformly scaled admittances yi /S, then all network functions will be scaled accordingly; in particular, transfer admittances Y (or transfer impedances 2) will become Y/S (or SZ), while voltage and current transfer functions will remain unaltered. The problem at hand was to find a scaling factor S, i.e., a frequency-dependent admittance transformation, which, when applied to the. bilinearly transformed reactances obtained from the LCR prototype filter, would result in reactances corresponding to backward-and forward-difference transformations. A scaling factor satisfying this requirement is [20] s=l/r(l+z-2).
Note that S has the dimension of frequency. (3) In Table I the corresponding admittance transformation, converting bilinearly transformed reactances into a combination of reactances obtained by the backward and forward-difference transformations, is given. Note that capacitors are converted into discrete-time admittances obtainable by the backward-difference transformation, while inductors are transformed into parallel connections of reactances obtainable by backward-and forwarddifference transformations. Consequently, the branch transmittances of the resulting discrete-time SFG consist of stray-insensitive difference integrators which are realizable by the general building block depicted in Fig. 1 .
One disadvantage of this transformation would seem to be that resistors in the continuous-time filter are converted into frequency-dependent impedances in the discrete-time domain, i.e., that resistively terminated filters in the sdomain are transformed into generally terminated filters in the z-domain. Fortunately, as will be shown, these general terminations can be realized, requiring neither supplementary predistortion (beside tanh(sT) prewarping, due to the bilinear transformation) nor additional active devices.
The scaling factor given by (3) is not unique, i.e., others exist, each of which results in a different combination of discrete-time reactances. Although the one given by (3) appears to be ideal for the problem at hand, some of the others may be useful, either to compare the resulting circuits with the solutions of other methods, or to obtain some favorable properties in a given design example. Some of them will be discussed in section VII.
III. THE GENERAL DESIGN PROCEDURE
The conventional procedure for the design of an SC ladder filter involves the transformation of a continuoustime prototype filter into an equivalent discrete-time filter meeting prescribed specifications. Since the approximation methods of analog filter design are highly advanced, yielding useful results in the form of classical filter tables or other numerical design data, it is advantageous to start out using the design techniques already developed for analog LC filters. Such filters have a very low sensitivity to component variations. Having obtained an appropriate analog LC filter, the bilinear z-transform permits an accurate mapping of the analog filter specifications into the z-domain.
Thus the purpose of our design technique is to combine the favorable properties of passive LCR ladder filters with those of the bilinear transformation, while permitting the resulting SC ladder structure to be realized in a strayinsensitive form. This is achieved by carrying out the following design steps.
Step I:
Solve the approximation problem in the continuous frequency domain and obtain the corresponding prototype LCR ladder filter (e.g., from filter tables, computer programs).
Step 2: Perform the bilinear s-to z-transformation on each branch reactance of the prototype LCR filter obtained in Step 1. After subsequently admittance scaling each branch reactance by S = l/r(l + z-'), the discrete-time equivalent network is obtained. This transformation can also be carried out directly by converting the continuous-time reactances into discrete-time reactances according to Table I . The system of equations associated with the transfer characteristics of the equivalent network obtained in this step can be derived using Kirchoffs laws. Consequently, the resulting network equations can be represented graphically by a discrete-time SFG. Note that this SFG contains only branch transmittances consisting of backward-and forward-difference integrators (damped or undamped), which, as we have pointed out above, can be realized by parasiticinsensitive circuits.
Step 3:
The SC ladder equivalent of the SFG obtained in Step 2 can readily be derived by replacing the branch transmittances by the corresponding integrator-summer circuits. 
The reader may have noticed that this design procedure resembles the so-called leapfrog design method [l]-[3] . Nevertheless, there are some important differences. In the leapfrog synthesis, the SFG of the continuous-time prototype filter is derived first. The integrators in this SFG are then replaced by SC integrators applying the LDI transformation. By contrast, in this new technique, the bilinear z-transform is carried out first. The SFG and SC equivalent of the discrete-time filter are then derived using the admittance scaling summarized in Table I . Thus this design procedure is based on a reactance transformation which converts the reactances in the s-plane into reactances in the z-plane. This leads to a conceptually easy design procedure for active ladder structures: (i) design a prototype filter, (ii) make element substitutions as in Table I and derive the SFG of the transformed filter, (iii) realize the SC equivalent of the SFG.
It should be noted that this design procedure can be applied to any kind of continuous-time LCR structures or their FDNR-transformed equivalents. In fact, any discretetime network, whose branch impedances have been obtained by the bilinear s-to z-transformation, can be realized with parasitic-insensitive (forward-and backward-difference) integrators by first applying the impedance-scaling factor given by (3).
In the following three sections, the design procedure outlined above will be illustrated for low-pass, bandpass, and high-pass filters. The general properties of filters obtained by our proposed design technique will then be given in Section VII, followed by some explicit design examples in Section VIII.
IV. DESIGN OF LOW-PASS FILTERS
In this section, the synthesis of a fifth-oroer elliptic low-pass filter is given using the proposed design procedure.
Step 1:
Without loss of generality, we suppose that the desired specifications are fulfilled by the doubly terminated elliptic low-pass filter shown in Fig. 3 (a). Note that singly terminated and all-pole networks can also be included as special cases of such filters in that one of the termination resistors, or the feedforward capacitors (C, and C,), will be zero, respectively.
Step 2:
After admittance scaling each branch reactance according to Table I the discrete-time equivalent circuit shown in Fig. 3(b) is obtained. The particular transformation of each component results in "backward"-and "forwarddifference" admittances. Note that the structure of the transformed filter remains unchanged.
Applying Kirchhoffs current law to nodes, 1, 3, and 5, the network equations associated with the transfer characteristics are obtained as follows:
As 3 where v,l= -v, 5), and C, the normalization capacitor. (7) In (5) V,l must be introduced because the feedback and feedforward paths between Vi and I',', V,l and V, can be performed only with a sign inversion [l] . The resulting network equations can be represented by the discrete-time SFG of Fig. 3(c) . As pointed out in the preceding section, this SFG contains only branch transmittances consisting of backward-and forward-difference integrators (damped or undamped). Another modification associated with the implementation of the frequency-dependent source terminator C, should be noted. The branch transmittance (pi shown by the dotted line in the SFG is carried out by the product-transmittance of (-a,A,). Consequently, an additional signal, which depends on the input voltage V, will be introduced to the input node of the branch transmittance l/A,. This additional signal must also be taken into account and removed by the equal and opposite signal of the transmittance (-a,). This modification permits the entire SC circuit to be designed insensitive to parasitics.
The SC ladder equivalent of Fig. 3 (c) can now be obtained as shown in Fig. 3(d) . Note that the circuit given in Fig. 1 is used to obtain the branch transmittances given in (7). The circuit of Fig. 3(d) provides the desired transfer function for "even" input and output, i.e., H"(z).
Depending on the choice of the scaling factor S, there exists one-to-one relationship between the analog prototype filter (Step 1) and its discrete-time equivalent ( Step 2) and between the SFG structure (Step 2) and its SC realization (Step 3). The graphical representation of a discrete-time equivalent, however, is ambiguous, i.e., a number of SFG configurations can be derived by modifying the network equations in Step 2. The actual realization obtained is flexible and can be selected to provide further improvements with regard to the design requirements. Some modified SFG's and SC equivalents of the analog prototype (see Fig. 3(a) ), which are of practical interest, will be illustrated here.
First we consider (4)-(6). Multiplying each equation with (-1) we obtain
00)
The modified network equations require a sign inversion of the input voltage V,. This sign inversion is accomplished by the SFG in Fig. 4 . The resulting representation is a modified version of the SFG in Fig. 3 (c) in that some internal transmittance gains are exchanged. The structure of the SFG, however, remains unaltered. This implies changing only some switching phases of the initial SC circuit, as depicted in parantheses in Fig. 3(d) .
The frequency-dependent termination impedances of SC networks presented so far have been implemented by damping the input and output integrators. Note that, in the case of singly terminated LCR prototype filters, the capacitor C,, which simulates a load resistor, will be zero. These terminators can, however, be simulated in various ways. To illustrate an alternative realization, the network equations are modified by adding and subtracting new terms associated with the input and output signals so that all internal integration transmittances l/Ai are undamped. We consider now (8) 
CXsz-2 --&v;+v,)-+h; The other values remain unchanged, i.e., as given in (7). The SFG representation of the network (ll)-(13) and the equivalent SC network is shown in Fig. 5(a) and Fig. 5(b) , respectively. As a result of the modifications in (ll)-(13), the SFG topology of the network is changed by the additional product-transmittances (-2a,A,, -2c+,A4, 2a,~-~, 2a,zP2) so that the termination impedances are implemented inherently. Note that the compensation transmittances 2a,zP2 and 2a,zP2 are necessary in order to eliminate the supplementary signals introduced by the product-transmittances (-2a1A2, -2a,A,).
V. DESIGNOF
BANDPASSFILTERS
The design of bandpass filters is carried out following essentially the same design procedure as that outlined in the preceding sections. It is summarized here for the design of a sixth-order elliptic bandpass filter.
As above, it is assumed that an LCR prototype satisfying the analog frequency specifications is obtained using either filter tables or synthesis programs. Note that the resulting configuration should contain as few nodes as possible. This is because the output voltages of integrators correspond to the node voltages of the analog prototype. Consequently, the number of required active devices is directly proportional to the number of nodes in the analog prototype. For V, = _ y
A; = a,(;-z-~)+~cY, A2=(1-z-2)
Applying admittance scaling as in Table I , the bilinear A3 = (I-Z-') transformed and S-scaled bandpass filter can be obtained as shown in Fig. 6(b) . The Kirchhoff node equations of this A4 = 'yiO(l-z-') A, = (1-z-') network are As = 'yi2(1 -~-~)+2ai, c; = c, + cc,, + c, + cc,,
c;= c4 + cc,, + c5 + cc,, -c, Ci = Cci (i=1,2,4,5), and C, the normalization capacitor.
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The SFG representation is shown in Fig. 6(c) . Step 3:
The corresponding SC network can be obtained as shown in Fig. 6(d) .
The network equations (14)- (16) can be modified to obtain other possible SC structures that may be superior for certain design requirements. For example, the modified SC version with the sign-inverted input voltage, as illustrated in the low-pass case, is shown in Fig. 6(d) with the corresponding switching phases given in parentheses. Furthermore, a new family of bandpass SC configurations can be derived, starting out with the FDNR-transformed version of the LCR prototype filter in Step 1. More will be said about this possibility in connection with high-pass filter design in the next section.
It should be pointed out that our design technique is not restricted only to integrators; it can be applied to any other building blocks such as, for instance, SC biquads. Interestingly enough, the resulting SC bandpass filters link coupled-biquad structures [ll] to the bandpass circuits obtained by leapfrog design [l] . In fact, by modifying the z-domain network equations, one can derive several SC bandpass equivalents, including coupled-biquad filters. To do so, we rewrite the system of (14)- (16) as follows: 08) 09) (20) where
The (Y; values are the same as defined in (17). The corresponding SFG is shown in Fig. 7(a) . The advantage of this procedure, which can be regarded as a discrete-time application of the method proposed by Yoshihiro et al. [19] , is that the individual transfer functions of the SFG can be derived directly from the converted ladder filters in terms of the normalized inductor and capacitor values. Each pair of transfer functions have the same denominator, i.e., they can be realized by one and the same biquad circuit. It should be noted that the individual transfer functions in (18)- (20) are of second-order, since the definition of the discrete-time variable z is given by z = exp(sr) = exp(sT/2). (22) In the implementation of the equivalent SC circuits, any one of the biquad circuits whose transfer functions correspond to the expressions in (21) can be applied. For example, using the second-order building blocks presented in [ll] we obtain the SC circuit shown in Fig. 7(b) .
VI. DESIGN OF HIGH-PASS FILTERS
Before going into the actual design of high-pass filters, a stability problem, due to the application of the frequencydependent admittance scaling of Table I , is briefly discussed.
Consider the third-order elliptic high-pass filter shown in Fig. 8(a) . Applying the admittance transformation of Table  I to the analog prototype directly yields the bilinear-transformed and admittance scaled high-pass filter shown in Fig. S(b) . This filter suffers from the instability phenomenon described in [4] . With reference to our example, this phenomenon can be explained as follows. Carrying out the frequency-dependent admittance scaling, the source and load resistors in Fig. 8(a) have been converted into the frequency-dependent terminations in Fig. S(b) . Since the impedance of the series branches of a ladder filter determines the transmission zeros of the transfer function, the presence of the source termination C, in Fig. 8(b) leads to a supplementary transmission zero at half the sampling frequency. For the passband gain of's high-pass transfer function, however, the following condition must be fulfilled:
(Usually it is equal to unity or 0.5.) Note that the-order of the transfer function is increased by adding a pole-zero pair (for our example from third to fourth order). The resulting transfer function appears to be stable due to the pole-zero cancellation. But this transmission pole-zero pair is, by nature, implemented independently of each other: the transmission zero by the frequency-dependent source termination C, on the forward path of the equivalent SC circuit, and the pole by the remaining part of the SC circuit which corresponds to the network framed by dotted lines in Fig. 8(b) . However, this latter network has an eigenvalue on the unit circle. Thus the network is unstable and oscillates with half the sampling frequency.
A solution to overcoming this problem is to start out from the FDNR-transformed version of an LCR high-pass filter. If the FDNR-transformation is carried out first, the additional pole-zero cancellation in the transfer function, resulting from the admittance transformation, is eliminated. In what follows, this procedure is described by the following design steps:
Consider the FDNR-transformed third-order elliptic high-pass prototype filter shown in Fig. 9 (a).
The bilinear-transformed network is shown in Fig. 9(b) . As a consequence of the FDNR-transformation, the frequency-dependent terminations are converted into discrete-time reactances obtained by backward-difference transformation. The transmission zero of the high-pass filter function at w = 0 is realized by the source termination C G1; other zeros are realized by the series branch impedances of the ladder equivalent. The passband gain at a,/2 is determined by the ratio of two termination impedances (27) In this case, the coefficients (Q) are given as ratios of capacitor values of the bilinear-transformed equivalent filter, without considering any other reference capacitors. Thus the calculated capacitor ratios yield the gain constants of the integrator-summer building blocks directly. The corresponding SFG can be obtained as shown in Fig.   9 (c).
One possible implementation of the SC equivalent is shown in Fig. 9(d) . Note that four amplifiers are required in order to realize all internal transmittances (including A2) in a fully strays-insensitive form. Without modification, the transmittance A2 cannot be implemented by the first-order building block in Fig. 1 . To realize it by a completely parasitic-insensitive circuit, an inverter must be introduced into the feedback path as depicted in Fig. 9(d) .
It should be noted that the design procedure outlined above has yielded stable SC high-pass equivalents in all cases considered so far.
VII. PROPERTIES OF BILINEAR-TRANSFORMED
ADMITTANCE-SCALED (BITAS) FILTERS In the preceding sections, a new design technique based on the bilinear z-transform and subsequent frequencydependent admittance scaling (see Table I ) has been pre- sented. With this method, SC ladder filters are realizable using well-known parasitic-free differential integrator loops and coupled-biquad structures. In what follows, the main properties of such filters are summarized.
One interesting feature of BITAS filters is that, like the LCR prototype filters, they are symmetrical, i.e., their input and output terminals can be interchanged. These interchanged feed-in terminals are shown with dotted lines for the low-pass, bandpass, high-pass case in Figs., 3(d) , 6(d), 9(d), respectively. As will be shown in the next section, a comparison, with respect to the capacitor areas, of the original, and the input-output interchanged version after optimization with respect to dynamic-range, indicates that the choice of the feed-in terminal is very important with regard to the total required capacitor area.
Another feature of BITAS filters is that the conversion of an elliptic to an all-pole ladder filter of the same order (low-pass, bandpass, or high-pass) can be carried out simply by changing the gain constants of the integrator-summer blocks of a given SC filter structure.
To illustrate other properties of BITAS filters, consider the analog low-pass prototype filter shown in Fig. 10(a) +k$+~2 Cl C3 c, -2 cn n:odd and its BITAS equivalent in Fig. 10(b) . Note that the admittance scaling factor has in this case been chosen as s, = z-'/(1 + z-2) (28) and is dimensionless. This modified scaling factor is used in order to illustrate the similarity between leapfrog synthesis and our design procedure. The branch reactances of the network in 
In the case of all-pole filters (ci = 0, i: even), inductors in the analog prototype filter are converted into equivalent discrete-time parallel resonance circuits. These realize the transmission zeros of the low-pass transfer function at half the sampling frequency (w = w,/2). Substituting s = j,, 'we obtain l/j&, +l/jsin(wT,/2)li* (33) jwcj + jsin(wT,/2)ci*
g, + cos(wTs/2)c;.
Recall that the relationship between the continuous-and discrete-time frequency is jw + jf tan(wT,/2). Thus the BITAS low-pass networks can be regarded as LDI-transformed leapfrog filters, terminated by frequencydependent admittances, which are inherently determined by (36). As is well known from leapfrog design, a high clock-to-cutoff frequency ratio is required in order for the sampling effects on the frequency response, due to the extra half delay in the termination loops, to be negligible. Various methods have been published in order to eliminate this terminating error. One of these [12] is to terminate SC ladder equivalents with frequency-dependent impedances corresponding to (36). Another [13] is to redesign the all-pole low-pass filters comprising such terminations. In this case, the transmission zeros at half the sampling frequency due to the bilinear z-transform are removed. In doing so, the network poles must be relocated such that the resulting frequency response satisfies the design specifications. This amounts to a prewarping of the network function and entails a modification of the entire design process. Similar observations apply to the high-pass case. Consider, for example, the analog high-pass prototype depicted in Fig. 11(a) and its BITAS equivalent in Fig. 11(b) . Note that this time the dimensionless admittance scaling factor is chosen to be s* = z-l/(1 -z-2).
By splitting up the resulting reactances as follows:
we obtain the branch reactances:
cis -+ 1/z:y 1: = -r2/2ci, i: even 
The branch reactances of the BITAS high-pass ladder equivalents have the form of the terminations in the lowpass case, and the terminations the from of the branch 
reactances, respectively. In other words, x (LDI variable) and y (termination variable) are exchanged. Notice that the value of I* in (39) is negative. Another result of this observation is that the scaling frequency s* =l/r(lz-2) (43) yields the same discrete-time equivalent filter as would be obtained by applying the original admittance transformation (see (3) and Table I ) to the corresponding FDNRtransformed high-pass prototype filter. A complementary admittance scaling factor can, therefore, be defined, as shown in Table II . To summarize: the scaling factor in (43) represents an alternative method of obtaining a BITAS filter from a prototype LCR filter. The two methods of reactance scaling are complementary. In the first case (i.e., the admittance transformation according to Table I ) the source termination of the resulting network causes the transmission zero to be at half the sampling frequency (w = w,/2). In the second case (i.e., the admittance transformation. according to Table II) the corresponding transmission zero is at w = 0.
Finally, assuming r = 1, i.e., ws = 7r, a comparison of Tables I and II suggest a simple method of converting a low-pass into a high-pass filter, which is similar to the continuous-time case. As can be seen, the admittances in Table II can readily be derived form those in Table I by letting z-2 -2. +-Z (44) Consequently, we obtain the following relationship between the high-pass and low-pass transfer functions:
Note that except for some distortion of the frequency scale, this transformation provides a high-pass frequency response which appears as if the low-pass response had been shifted in frequency by 7~. A similar set of simple transformations can be derived for the conversion of a low-pass filter into a bandpass or bandstop filter.
VIII. EXPLICIT DESIGN EXAMPLES
The design technique outlined in the preceding sections will be illustrated by several detailed examples. First, however, a brief digression. Normally, design specifications must be prewarped in order to take the nonlinear frequency relationship between the analog-and discrete-frequency domain into account (see (36)). This prewarping can be introduced directly into the denormalized elements which are given by ci=--& ci and Lj= 3,. c r WC J where w, is the specified angular cutoff frequency and R, a reference resistor (usually equal to the termination resistors).
Taking the frequency prewarping (36) into account and with C, = r/R, as an arbitrary reference capacitor, the required capacitor ratios can then be derived as
Thus the gain constants ( ak) of the internal integrators are obtained in terms of the normalized element values of the analog prototype filter and the cutoff/sampling frequency ratio. This is an alternative approach to the conventional one of designing the analog prototype filter using an approximation and synthesis program after prewarping the critical frequencies according to (36) . In this case, of course, the correction term tan (w,r) is equal to unity. Consider, now, the normalized element values of the elliptic low-pass filter CC 052548 given in Table III . As pointed out in Section IV, numerous SC realizations can be derived for an analog low-pass prototype filter. The capacitor values in Table III are given for the version shown in Fig. 3(d) with the switching phases in parentheses. They are obtained by substituting (47) in (7) for the cutoff kHz. The SC equivalents, i.e., the original-(SBLPl) and the interchanged input-output (SBLP2) versions, have been scaled for an optimum dynamic-range resulting in filters SODLPl and SODLP2, respectively. A comparison of the resulting filters (SODLPl and SODLP2) with respect to the required capacitor area shows a considerable difference (approximately 30 percent), although both circuits were designed for minimum total capacitance and, of course, for the same design specifications. Note that the minimum scaled capacitor values in both cases are equal to one, i.e., the capacitor area obtained is directly proportional to the sum of the scaled capacitor values. As a result, the choice of the feed-in terminals in the filters optimized for dynamic-range is very important with regard to the optimum capacitor area. Note that the nonoptimized SC equivalents SBLPl and SBLP2 have equal capacitance area.
For the design of a geometrically symmetric bandpass filter, the normalized element values derived from the low-pass prototype CC 032026 (passband ripple 0.177 dB and stopband loss 30.41 dB) are shown in Table IV . The capacitor values are also given for the version depicted in Fig. 6(d) with the switching phases in parentheses. They are obtained for a passband between 1.4-3.4 kHz and a sampling frequency f, = 32 kHz.
Finally, our design procedure is illustrated for a thirdorder elliptic high-pass SC filter. The element values of the RCD prototype filter are derived from the same low-pass filter used in the bandpass case. With the same design procedure as above, and with (27), the capacitor values of the initial-(SBHPl) and dynamic-range optimized (SODHPl) SC networks are obtained as given in Table V . The measured amplitude responses of the low-pass (see Fig. 3(d) ), bandpass- (Fig. 6(d) ), and high-pass- (Fig. 9(d) ) SC filters using discrete components (opamps LF 356, switches MC 14016, and capacitors with 0.5-percent accuracy) are shown in Figs. 12, 13, and 14, respectively. In all three cases the passband sensitivity with respect to a l-percent change remained below 0.12 dB. This is the kind of insensitivity to be expected from the classical ladder structure, also when it has been converted into an SC filter according to the BITAS procedure.
IX. CONCLUSIONS A fundamental approach for the accurate design of precision monolithic SC networks has been described. The design is carried out by converting a conventional continuous-time filter into a discrete-time filter utilizing the bilinear z-transform. Since the design procedure is based on the network equations and the corresponding SFG in the z-domain, the equations can be modified to generate a number of SC filter versions, all derived from one and the same analog filter prototype. The different versions obtained make it possible to choose an optimum solution with respect to tradeoffs between the sampling frequency, the element-spread, the chip area, the dynamic-range and other technological problems of integration. The resulting SC circuits are fully stray-insensitive, allowing the designer to use small capacitors, and hence a small chip area. 
